Weichen Tao
|
|
Articles
An 18.8-to-23.3 GHz ADPLL Based on Charge-Steering-Sampling Technique Achieving 75.9 fs RMS Jitter and -252 dB FoM,
VLSI Technology and Circuits 2023
VLSI Technology and Circuits 2023
Generated using
minifold and minifold-lincs at 2025-03-31 17:01.